Next: Introduction
Up: Practical Aspects of
Previous: Contents
- Basic amplifier circuit.
- Capacitor ratio example.
- Using unit capacitors.
- Non-unit capacitor structure.
- Capacitor structure with process gradient.
- Common centroid layout using unit capacitors.
- Interleaved layout of differential pair.
- Current switching DAC structure.
- Precision resistor structure.
- Cross section of four transistors.
- Well resistor structure.
- Stress distribution in <100> silicon due to pressure.
- Matched elements with temperature contours.
- Operating point of a MOS transistor.
- Small signal LF equivalent diagram for the MOS transistor.
- A MOS transistor cross section along the channel.
- Complete small signal equivalent diagram.
- Adjusted small-signal equivalent diagram.
- a) Channel length modulation factor
,
b) DC amplification A0, and c) unity-gain frequency
for a typical 1.0
CMOS process.
- Simple N-channel MOS current mirror.
- Equivalent (large signal) diagram for the output
of the MOS current mirror.
- a) MOS current mirror with load, and b) the
corresponding small signal equivalent diagram.
- a) A cascode transistor, b) a self-biased
cascode current mirror, and c) a cascode current mirror
with separate generation of the cascode voltage.
- a) Cascode transistor, b) small signal equivalent
diagram, and c) reduced small signal equivalent diagram.
- a) Cascode transistor diagram,
b) simple layout, and
c) compact cascode transistor layout.
- N-channel MOS differential pair.
- MOS differential pair output current
as a function
of input voltage
.
- Comparison of the output current
dependency of the
input voltage
for a) a MOS differential pair and
b) a single MOS transistor.
- Distortion for a sinusoid input signal for a) the ideal
(desired) response, b) a MOS differential pair and c) a single
MOS transistor.
- MOS differential pair output current
as a function
of the input voltage amplitude, VA.
- Poor power supply connection.
- High speed data-bus driver.
- Separate pins for analog and digital supplies.
- Separate bonding pads for analog and digital power supplies.
- Separate routing for analog and digital power supplies.
- Bonding wire inductance.
- Using well as shield.
- Interconnection coupling.
- Layout of switched capacitor switch.
- Two-stage Miller-compensated operational amplifier.
List of Tables40pt
1
Flemming Stassen (Lektor)
Wed Jan 21 13:35:14 MET 1998